



(a) STOP to START constraints



(b) Acknowledge bit to START (restart condition)



(c) Data bit to data bit

Parameter	Constraint	Cycles required to meet constraint		
		OSC = 4MHz Period = 1μs	OSC = 10MHz Period = 0.4μs	OSC = 20MHz Period = 0.2μs
t <sub>START</sub>	>0.6μs	1	2	3
t <sub>SETUP</sub>	>0.1μs	1	1	1
t <sub>HIGH</sub>	>0.6μs	1	2	3
t <sub>HOLD</sub>	>0μs	1	1	1
t <sub>LOW</sub>	>1.3μs	2	4	7
t <sub>STOP</sub>	>0.6μs	1	2	3
t <sub>STOP-START</sub>	>1.3μs	2	4	7

(d) Cycles required

Figure 9-6 I<sup>2</sup>C bus fast-mode timing constraints.

This use of FSR rais

- ◆ If these I<sup>2</sup>C subro
- ◆ Any use of indire

The timing requirem  
between the instructio  
on the crystal clock rate.  
or 20 to insert a number

The equates and vari  
selected peripheral chip  
trol byte. INTADD is :  
DATAOUT is used to ho  
chip by an I<sup>2</sup>C output su  
an I<sup>2</sup>C input subroutine,

The I2Cout subrou  
and calls a TX subrou  
out on the I<sup>2</sup>C bus. Fina  
routine takes the byte p  
transmits each bit using  
routine, setting Z if ACI

delay n  
i  
f  
e  
i  
f  
e  
i  
f  
e

(a)

(b) Exam

Figure 9